







Miller with Intel WHL/CNL

Block Diagram




Option


Optional	Remark
@	Ummount
/Debug	Debug only
/EMI	Reserved EMI part
/UMA	Support UMA
/VGA	Support VGA
/U22	Support 2+2 CPU
/U42	Support 4+2 CPU
/TPM	Support TPM function





GPP_E19 / DDPB_CTRLDATA / CNV_BT_IF_SELECT	Display Port B Detected	Rising edge of PCH_PWROK	This signal has a weak internal Pull-down. 0 = Port B is not detected. (Default) 1 = Port B is detected. Notes: 1. The internal Pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well.
GPP_E21 / DDPC_CTRLDATA	Display Port C Detected	Rising edge of PCH_PWROK	This signal has a weak internal Pull-down. 0 = Port C is not detected. (Default) 1 = Port C is detected. Notes: 1. The internal Pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well.
GPP_E23 / DDPD_CTRLDATA	Display Port D Detected	Rising edge of PCH_PWROK	This signal has a weak internal Pull-down. 0 = Port D is not detected. (Default) 1 = Port D is detected. Notes: 1. The internal pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well.
GPP_H17 / DDPF_CTRLDATA	Display Port F Detected	Rising edge of PCH_PWROK	This signal has a weak internal Pull-down. 0 = Port F is not detected. (Default) 1 = Port F is detected. Notes: 1. The internal pull-down is disabled after PCH_PWROK is high. 2. This signal is in the primary well.









CFG[19:0]	<p>Configuration Signals: The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired.</p> <p>Intel recommends placing test points on the board for CFG pins.</p> <ul style="list-style-type: none">• CFG[0]: Stall reset sequence after PCU PLL lock until de-asserted:<ul style="list-style-type: none">— 1 = (Default) Normal Operation; No stall.— 0 = Stall.• CFG[3:1]: Reserved configuration lane.• CFG[4]: eDP enable:<ul style="list-style-type: none">— 1 = Disabled.— 0 = Enabled.• CFG[19:5]: Reserved configuration lanes.	I	GTL	SE	All Processor Lines.
-----------	--	---	-----	----	----------------------



















+VDDQ=+1P2V DUAL (Primaryside cap)
10UF(0402):I=4 PCS








5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

PEGATRON		Title : RSVD	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<OrgName>		Engineer: Howard Chen	
Size A	Project Name MILLER		Rev 1.4
Date: Monday, June 11, 2018		Sheet 12 of 94	



PEGATRON Title : **HDMI-4K2K**

Engineer: *Howard Chen*

Size	Project Name	MILLER	Estimate
------	--------------	--------	----------

Custom **MILLER**



Date: Monday, June 11, 2018 Sheet 13 of 94

Date: Monday, June 11, 2018 Sheet: 15 of 34

5					4					3					2					1				
D																								
C																								
B																								
A																								




15 DDR4(0)_Termination

CHA





Average placed close to +VDDQ_VTT power plane




Follow intel PDG #575412 0.7




CHB




Follow intel PDG #575412 0.7




16 DDR4(1)_CH0




Follow intel PDG #575412 0.7






Follow intel pdg #575412 0.7




5					4					3					2					1				
D																								
C																								
B																								
A																								
										</														

19 DDR4(3)_CA/DQ Voltage

+1.2V (6,9,15,16,17,57,83)
+V_DDR_VREFCA_CHB_DIMM (17)
+V_DDR_VREFCA_CHA_DIMM (16)



WHL U DDR4 x16 Devices Memory Down V_{REF-CA} Overview







Table 1-3. PCH HSIO Detail

SKU	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
Mainstream/ Base-U	USB3.1 Gen1/ Gen2	USB3.1 Gen1/ Gen2	USB3.1 Gen1/ Gen2	USB3.1 Gen1/ Gen2	PCIe*/ USB3.1 Gen1/ Gen2	PCIe*/ USB3.1 Gen1/ Gen2	GbE 0A/ PCIe*	GbE 0B/ PCIe*	GbE 0C/ PCIe*	PCIe*	PCIe*/ SATA 0A	PCIe*/ SATA 1A	PCIe*/ GbE 0D	GbE 0E/ PCIe*	PCIe*	PCIe*
Premium-U	PCIe*/ USB3.1 Gen1/ Gen2	PCIe*/ USB3.1 Gen1/ Gen2	PCIe*/ USB3.1 Gen1/ Gen2	PCIe*/ USB3.1 Gen1/ Gen2	PCIe*/ USB3.1 Gen1/ Gen2	PCIe*/ USB3.1 Gen1/ Gen2	GbE 0A/ PCIe*	GbE 0B/ PCIe*	GbE 0C/ PCIe*	PCIe*	PCIe*/ SATA 0A	PCIe*/ SATA 1A	GbE 0D/ PCIe*	GbE 0E/ PCIe*	PCIe*	PCIe*/ SATA 2

DMIC ID



	DMIC ID
4 DMIC	1
2 DMIC	0

5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

<

<div><div>PEGATRON</div><div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div></div> <div><div>BG1/HW1</div><div>Engineer:</div><div>Howard Chen</div></div>			Title : <div>RSVD</div>		
Size	Project Name		Rev		
A	MILLER		1.4		
Date: Monday, June 11, 2018			Sheet	25 of 94	




5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

<div><div>PEGATRON</div><div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div></div> <div><div>Size</div><div>A</div></div>			<div><div>Title</div><div>RSVD</div></div> <div><div>Project Name</div><div>MILLER</div></div>												<div><div>Rev</div><div>1.4</div></div>				
<div><div>BG1/HW1</div><div>Engineer:</div><div>Howard Chen</div></div>										<div><div>Date:</div><div>Monday, June 11, 2018</div></div>					<div><div>Sheet</div><div>26</div><div>of</div><div>94</div></div>				

5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

PEGATRON		Title : RSVD	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<OrgName>		Engineer: Howard Chen	
Size A	Project Name MILLER		Rev 1.4
Date: Monday, June 11, 2018		Sheet 27 of 94	


5					4					3					2					1				
D																				D				
C																				C				
B																				B				
A																				A				
															</									






Keyboard Backlight

+5VS_KB_BL trace >20mils


KEYBOARD_LED#	
1	KB w/o BL
0	KB w/ BL



Click Pad



+3VA_EC +3VA_EC (28,30)
+3VS +3VS (3,4,6,13,20,21,23,30,36,41,42,44,45,48,50,51,53,57,62,64,74,87,91,92)



PEGATRON		Title : RST_Reset Circuit	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
BG1/HW1		Engineer: Howard Chen	
Size B	Project Name MILLER		Rev 1.4
Date: Monday, June 11, 2018		Sheet	32 of 94

5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

PEGATRON		Title : RSVD	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<OrgName>		Engineer: Howard Chen	
Size A	Project Name MILLER		Rev 1.4
Date: Monday, June 11, 2018		Sheet	33 of 94


5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

<div>PEGATRON</div> <div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div>			Title : RSVD		
<OrgName>			Engineer: Howard Chen		
Size A	Project Name MILLER				Rev 1.4
Date: Monday, June 11, 2018			Sheet 34 of 94		




5					4					3					2					1				
D																								
C																								
B																								
A																								

PEGATRON		Title : RSVD	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<OrgName>		Engineer: Howard Chen	
Size A	Project Name MILLER		Rev 1.4
Date: Monday, June 11, 2018		Sheet 35 of 94	


Audio Codec




Codec Power




PC BEEP



AMP De-Pop Control circuit



Internal Speaker



5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

<

PEGATRON		Title : RSVD	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<OrgName>		Engineer: Howard Chen	
Size A	Project Name MILLER		Rev 1.4
Date: Monday, June 11, 2018		Sheet 38 of 94	

5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				


<

PEGATRON		Title : RSVD	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<OrgName>		Engineer: Howard Chen	
Size A	Project Name MILLER		Rev 1.4
Date: Monday, June 11, 2018		Sheet 39 of 94	



5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				

<

PEGATRON		Title : RSVD	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<OrgName>		Engineer: Howard Chen	
Size A	Project Name MILLER		Rev 1.4
Date: Monday, June 11, 2018		Sheet 40 of 94	



5450 meet PD 3.0 spec




ESD

Hardware Solution For Dead Battery

For notebook applications, if the battery charger needs higher voltage than 5V to operate correctly, execute the steps below in the order they are listed:

VBUS_USB_TYPE_C		VBUS_USB_TYPE_C	(41,42)
+AC_BAT_SYS		+AC_BAT_SYS	(41,45,80,81,82,83,85,87,88,91)
+3VDB_EC		+3VDB_EC	(30)
+5VSUS_CCL		+5VSUS_CCL	(41,42)



<Variant Name>


PEGATRON

Title : Dead Battery


PEGATRON PROPRIETARY AND CONFIDENTIAL

Engineer: Howard Chen


Size Custom	Project Name MILLER	Rev 1.4
Date: Monday, June 11, 2018	Sheet 43 of 94	




Controller circuit





Camera




eDP HPD






Touch panel



LCD_VCC for eDP









Colay




5					4					3					2					1				
D																								
C																								
B																								
A																								

5					4					3					2					1				
D																								
C																								
B																								
A																								


PEGATRON		Title : RSVD	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<OrgName>		Engineer: Howard Chen	
Size A	Project Name MILLER		Rev 1.4
Date: Monday, June 11, 2018		Sheet 47 of 94	






Thermal Sensor for package test

temp setting : 83 degree
 $RSET(k\Omega) = 0.0012T^2 - 0.9308T + 96.147$




FAN




DPTF


close to CPU VR



close to GPU VR



close to RAM




SATA SSD

+3VS
+5VS
+3VSUS


+3VS (3,4,6,13,20,21,23,30,32,36,41,42,44,45,48,50,53,57,62,64,74,87,91,92)
+5VS (31,36,45,48,50,57,69,80,87,91)
+3VSUS (4,6,10,20,21,22,23,28,30,48,53,54,62,64,74,81,88,90,92)

SATA / PCIe SSD

RF requirement




SSD




USB 3.0 ports x 1 with Sleep & Charge Left Down

Device	Pega No.	VX No.
SLGC55544CVTR	0629-00TJ000	06V290000089 (Default)




M.2 Key.E WIFI CONNECTOR



+3V_WLAN_WP1 bypass capacitor:




Place 0.1UF near pin 2,4

Place 10UF near +3V_WLAN_WP1 source side.




Place 0.1UF near pin 72,74.

Place 10UF near +3V_WLAN_WP1 source side.





CNVi


(20)	CNV_WGR_CLK_DP	00hm	1	CNV	2	R5306	CNV_WGR_CLK_DP_R
(20)	CNV_WGR_CLK_DN	00hm	1	CNV	2	R5307	CNV_WGR_CLK_DN_R
(20)	CNV_WGR_D0P	00hm	1	CNV	2	R5308	CNV_WGR_D0_DP_R
(20)	CNV_WGR_D0N	00hm	1	CNV	2	R5309	CNV_WGR_D0_DN_R
(20)	CNV_WGR_D1P	00hm	1	CNV	2	R5310	CNV_WGR_D1_DP_R
(20)	CNV_WGR_D1N	00hm	1	CNV	2	R5311	CNV_WGR_D1_DN_R
(20)	CNV_WT_CLK_DP	00hm	1	CNV	2	R5312	CNV_WT_CLK_DP_R
(20)	CNV_WT_CLK_DN	00hm	1	CNV	2	R5313	CNV_WT_CLK_DN_R
(20)	CNV_WT_D0P	00hm	1	CNV	2	R5314	CNV_WT_D0_DP_R
(20)	CNV_WT_D0N	00hm	1	CNV	2	R5315	CNV_WT_D0_DN_R
(20)	CNV_WT_D1P	00hm	1	CNV	2	R5316	CNV_WT_D1_DP_R
(20)	CNV_WT_D1N	00hm	1	CNV	2	R5317	CNV_WT_D1_DN_R
(23)	CNV_BRI_DT_R	220hm	1	CNV	2	R5319	CNV_BRI_DT_R
(23)	CNV_BRI_RSP	220hm	1	CNV	2	R5320	CNV_BRI_RSP_R
(23)	CNV_RGI_DT_R	220hm	1	CNV	2	R5321	CNV_RGI_DT_R
(23)	CNV_RGI_RSP	220hm	1	CNV	2	R5321	CNV_RGI_RSP_R



EMI Solution



USB3.0 re-driver (gen2)



Defalut setting:
EQ1:3dB
EQ2:3dB
OS1:900mV
OS2:900mV
DE1:0dB
DE2:0dB

Equalizer control	
EQ1/EQ2	Channel 1/Channel 2
L	3 dB
Mid	6 dB
H	9 dB


OS1/OS2	Channel 1/Channel 2
L	900mV
H	1100mV


De-emphasis control			
DE1/DE2	OS1=0 /OS2=0	DE1/DE2	OS1=1 /OS2=1
L	0 dB	L	-2.6 dB
Mid	-3.5 dB	Mid	-5.9 dB
H	-6.2 dB	H	-8.3 dB

5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				


</

PEGATRON		Title : RSVD	
PEGATRON PROPRIETARY AND CONFIDENTIAL			
<OrgName>		Engineer: Howard Chen	
Size A	Project Name MILLER		Rev 1.4
Date: Monday, June 11, 2018		Sheet 55 of 94	






All MOS mount for GPU Optimus function



add for GC6 2.0 function

R5729 and R5730 for discharge timing control



PEGATRON Title : DISCHARGE

PEGATRON PROPRIETARY AND CONFIDENTIAL

SG1/HW1

Engineer: Howard Chen

Size Project Name

Custom MILLER

Rev


1.4

Date: Monday, June 11, 2018 Sheet 57 of 94



5					4					3					2					1				
D																								
C																								
B																								
A																								

5					4					3					2					1				
D																								
C																								
B																								
A																								

DC Jack WTB CONN



Battery Connector




Touch Panel & Camera

AUDIO CODEC

SSD1&SSD2

AUDIO CODEC


WLAN



CardReader & USB Hub



FingerPrint & Touch Pad

62 TPM NPCT650/750 - SPI



TPM





VDD: Power the I/O buffers of the GPIO ports and the Host Interface
VSB: Standby 3.3V Power Supply. Powers the on-chip Core.



NOTE: RESET# is LRESET#,
SPI RST# or SRESET#.

NOTE:

- 1) For TPM 1.2:
The TPM VSB pin must be connected to the system's standby voltage (existing at S3 power state).
- 2) For TPM 2.0:
It is recommended to connect the TPM VSB pin to the system's standby voltage to improve performance.
- 3) TPM VDD pins should be connected to the same power rail that feeds the Chipset LPC interface.
- 4) RESET# must be asserted for at least 5 msec after VSB power-up.
- 5) VSB may come up anytime before VDD power-up, but not after VDD power-up.
- 6) RESET# may be asserted together with VDD power negation, but should not at any point exceed 0.5V above the VDD power level.



(22) USB_PN5_HUB

(22) USB_PP5_HUB

PCH

C

B

A

5

4

3

2

1

+3V

+3V_HUB

R6309 1 2 00hm

54mA

RN6301A 1 2 00hm

20161229 R1.0 Kai
SWAP for layout

USB_PN5_HUB_CM
USB_PP5_HUB_CM

09T090000019
90ohm
L6301
/HUB


00hm
RN6301B

GND

+3V_HUB

T6301

HUB_OVCUR1#
HUB_OVCUR2#
HUB_PGANG
HUB_PSELF



GL850G-OHY50
06T400000020

/HUB
HUB_RREF

+3V_HUB

+3V_HUB

+3V_HUB

+3V_HUB

+3V_HUB

GND

C6303 1 2 22PF/50V

/HUB

X6301
12MHZ

C6304 1 2 22PF/50V

/HUB

+3V_HUB

/HUB

R6305
180KOhm

HUB_RESET#


/HUB

C6307
1UF/6.3V


R6307
47KOHM

C6311
22PF/25V

GND



Removable device



HUB_PSELF R6303 1 /HUB 2 100KOHM

HUB_PGANG R6306 1 /HUB 2 100KOHM

HUB_RREF R6308 1 /HUB 2 620Ohm

Close to Pin 8

+3V_HUB

GND

HUB_RESET#

USB_HUB_U20_PP2_Touch


USB_HUB_U20_PN2_Touch

Touh Panel

USB_HUB_U20_PP1_FP

USB_HUB_U20_PN1_FP




Finger Print



Close to Pin 5

Close to Pin 9

Close to Pin 14




<Variant Name>


PEGATRON Title USB 2.0 Hub		
PEGATRON PROPRIETARY AND CONFIDENTIAL		
Engineer: Howard Chen		
Size B	Project Name MILLER	Rev 1.4
Date: Monday, June 11, 2018	Sheet 63 of 94	

5					4					3					2					1				
D																								
C																								
B																								
A																								
5					4					3					2					1				







<Variant Name>




<div>PEGATRON</div> <div>PEGATRON PROPRIETARY AND CONFIDENTIAL</div>					Title : <div>RSVD</div>				
					Engineer: <div>Howard Chen</div>				
Size <div>A</div>		Project Name <div>MILLER</div>							Rev <div>1.4</div>
Date: <div>Monday, June 11, 2018</div>								Sheet <div>65</div> of <div>94</div>	





68 ME Hole






Pin	Definition
1	+FP_VCC
2	USBP
3	USBN
4	GND
5	NC
6	NC

70

VGA_PCIE




VGA_FRAME BUFFER_GDDR5

(76) FBAD[0..63]
(76) FBA_DBI[0..7]
(76) FBA_EDC[0..7]

+1.35VS_VGA
+1.8VS_MAIN_VGA
+PEX_VDD


+1.35VS_VGA (57.75,76,85)
+1.8VS_MAIN_VGA (57.70,72,74,75,91)
+PEX_VDD (57.70,90)




VGA_XTAL

+1.8VS_AON_VGA
+1.8VS_MAIN_VGA
+PEX_VDD

+1.8VS_AON_VGA (57,70,74,75,87,91)
+1.8VS_MAIN_VGA (57,70,71,74,75,91)
+PEX_VDD (57,70,90)






DG 10.2.1 Table 10.2
GB2C-64 no display support

Table 10.2 GB2C-64 Standard Configurations






Link	Standard Display Configurations
Note: GPUs in GB2C-64 packages provide no display links and no display head support; they are operated in Optimus/MS-Hybrid mode.	
Note: GPUs in GB2C-64 packages do not support G-SYNC™.	










GB2C-64 (N17S-1G)	Vendor	Strap	STRAP2	STRAP1	STRAP0
TBD	TBD	TBD			
TBD	TBD	TBD			
H5GC8H24MAJR-R0C	Hynix	0x2	L(R7416)	H(R7412)	L(R7404)
TBD	TBD				
MT51J256M32HF-70:B	Micron	0x4	H(R7415)	L(R7413)	L(R7404)
H5GC8H24AJJR-R0C	Hynix	0x5	H(R7415)	L(R7413)	H(R7401)
TBD	TBD	TBD			
TBD	TBD	TBD			
TBD	TBD	TBD			

Row Index	Strap Pins <small>see Note</small>			Resulting SORx_EXPOSED Enablements			
	ROM_S0	ROM_S1	ROM_SCLK	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
0	H	H	M	disabled	disabled	disabled	disabled
	M	X	X	(Reserved; do not configure)			
	All other Strap Configurations			(Reserved)			

Strap Pins ^{Note 1}			Functions Selected by This Strapping			
STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
L	L	L	0	0	0	0








VGA_FBA_GDDR5

nVidia Design Guide
DG-07875-001_v08 P.154
Table 9.5

	LOWER 0-31	UPPER 32-63
CM00	USE	
CM01	AS_BA3	
CM02	AS_BA3	
CM03	AS_BA3	
CM04	AS_BA3	
CM05	AS_BA3	
CM06	AS_BA3	
CM07	AS_BA3	
CM08	AS_BA3	
CM09	AS_BA3	
CM10	AS_BA3	
CM11	AS_BA3	
CM12	AS_BA3	
CM13	AS_BA3	
CM14	AS_BA3	
CM15	AS_BA3	
CM16	AS_BA3	
CM17	AS_BA3	
CM18	AS_BA3	
CM19	AS_BA3	
CM20	AS_BA3	
CM21	AS_BA3	
CM22	AS_BA3	
CM23	AS_BA3	
CM24	AS_BA3	
CM25	AS_BA3	
CM26	AS_BA3	
CM27	AS_BA3	
CM28	AS_BA3	
CM29	AS_BA3	
CM30	AS_BA3	
CM31	AS_BA3	
CM32	AS_BA3	
CM33	AS_BA3	
CM34	AS_BA3	
CM35	AS_BA3	
CM36	AS_BA3	
CM37	AS_BA3	
CM38	AS_BA3	
CM39	AS_BA3	
CM40	AS_BA3	
CM41	AS_BA3	
CM42	AS_BA3	
CM43	AS_BA3	
CM44	AS_BA3	
CM45	AS_BA3	
CM46	AS_BA3	
CM47	AS_BA3	
CM48	AS_BA3	
CM49	AS_BA3	
CM50	AS_BA3	
CM51	AS_BA3	
CM52	AS_BA3	
CM53	AS_BA3	
CM54	AS_BA3	
CM55	AS_BA3	
CM56	AS_BA3	
CM57	AS_BA3	
CM58	AS_BA3	
CM59	AS_BA3	
CM60	AS_BA3	
CM61	AS_BA3	
CM62	AS_BA3	
CM63	AS_BA3	
CM64	AS_BA3	
CM65	AS_BA3	
CM66	AS_BA3	
CM67	AS_BA3	
CM68	AS_BA3	
CM69	AS_BA3	
CM70	AS_BA3	
CM71	AS_BA3	
CM72	AS_BA3	
CM73	AS_BA3	
CM74	AS_BA3	
CM75	AS_BA3	
CM76	AS_BA3	
CM77	AS_BA3	
CM78	AS_BA3	
CM79	AS_BA3	
CM80	AS_BA3	
CM81	AS_BA3	
CM82	AS_BA3	
CM83	AS_BA3	
CM84	AS_BA3	
CM85	AS_BA3	
CM86	AS_BA3	
CM87	AS_BA3	
CM88	AS_BA3	
CM89	AS_BA3	
CM90	AS_BA3	
CM91	AS_BA3	
CM92	AS_BA3	
CM93	AS_BA3	
CM94	AS_BA3	
CM95	AS_BA3	
CM96	AS_BA3	
CM97	AS_BA3	
CM98	AS_BA3	
CM99	AS_BA3	
CM100	AS_BA3	






5					4					3					2					1				
D																								
C																								
B																								
A																								

5					4					3					2					1				
D																								
C																								
B																								
A																								
					</																			

VCORE & VCCGT & VCCSA POWER SUPPLY




U22(CNL)
VCCGT
VID1: 0.9V
Vboot: 0V
Icmmax = TDB
PL2 TDC = TDB
LL=3.1mV/A
Output Cap.
22uF/6.3V*35pcs
330uF/2V*1pcs

U42(WSL)
VCCGT
VID1: 0.9V
Vboot: 0V
Icmmax = 31A
PL2 TDC = 18A
LL=3.1mV/A
Output Cap.
22uF/6.3V*35pcs
330uF/2V*1pcs


U22(CNL)
VCCGT
VID1: 0.9V
Vboot: 0V
Icmmax = TDB
PL2 TDC = TDB
LL=3.1mV/A
Output Cap.
22uF/6.3V*35pcs
330uF/2V*1pcs

U42(WSL)
VCCGT
VID1: 0.9V
Vboot: 0V
Icmmax = 70A
PL2 TDC = 42A
LL=1.8mV/A
Output Cap.
22uF/6.3V*35pcs
330uF/2V*1pcs


5VO & 3VO POWER SUPPLY




1.05VSUS POWER SUPPLY




2.5V POWER SUPPLY



DDR & VTT POWER SUPPLY



1.8VSUS POWER SUPPLY



<Variant Name>


PEGATRON Title : **POWER_+1.8VSUS**
PEGATRON PROPRIETARY AND CONFIDENTIAL

Engineer: **Adams Lin**

Size B	Project Name MI4FA	Rev 1.4
-----------	------------------------------	-------------------


Date: Monday, June 11, 2018 Sheet 84 of 94

1.35VS_VGA POWER SUPPLY




5					4					3					2					1				
D																				D				
C																				C				
B																				B				
A																				A				

VGA_CORE POWER SUPPLY



BATTERY CHARGER



Charger Vendor	TI
Charger P/N	BQ24781RUYR
Support Hybrid Boost?	YES
Adapter capacity	45W, 65W
Active/Release Point (Hybrid Boost)	Active - $\geq 1.07 \times \text{CP}$ Release - $\leq 0.93 \times \text{CP}$
Enable condition Disable condition	RSOC $\geq 40\%$ RSOC $\leq 30\%$

<Variant Name>





PEGATRON Title : **POWER_CHARGER**

Engineer: **Adams Lin**


Size Custom	Project Name MI4FA	Rev 1.4
----------------	----------------------------------	------------

Date: Monday, June 11, 2018 Sheet 88 of 94

2 Input switch Circuit



PEX_VDD POWER SUPPLY





+PEX_VDD
TDC :0.1A
Frequency :1MHz
PWR Cap. :44uF
Total Cap. :44uF


<Variant Name>

PEGATRON		Title :	PWR_PEX_VDD
PEGATRON PROPRIETARY AND CONFIDENTIAL			
Engineer:		Adams Lin	
Size Custom	Project Name MI4FA		Rev 1.4
Date: Monday, June 11, 2018		Sheet	90 of 94

SUSC# PWR POWER



SUSB# PWR POWER Control





SUSC# PWR POWER Control




DSC VGA PWR POWER



POWER GOOD DETECTOR





BATTERY IN DETECT

FOR POWER TEST

